Top module name : SHIFTER (File name : SHIFTER.v)
2016-08-22
1 0 0
暂无评分
其他
如何获取积分?
Top module name : SHIFTER (File name : SHIFTER.v)
2. Input pins: SHIFT [3:0], IN [15:0], SIGN, RIGHT.
3. Output pins: OUT [15:0].
4. Input signals generated from test pattern are latched in one cycle and are
synchronized at clock rising edge.
5. The SHIFT signal describes the shift number. The shift range is 0 to 15.
6. When the signal RIGHT is high, it shifts input data to right. On the other hand, it
shifts input data to left.
7. When the signal SIGN is high, the input data is a signed number and it shifts with
sign extension. However, the input data is an unsigned number if the signal SIGN
is low.
8. You can only use following gates in Table I and need to include the delay
information (Tplh, Tphl) in your design.
vhdl
相关源码推荐
EE247 Analysis and design of analog-to-digital int
0
0
暂无评分
北邮数电实验停车场
0
0
暂无评分
时钟分频设计
0
0
暂无评分
基于FPGA的FIR滤波器
0
0
暂无评分
Cameralink调制解调源代码
0
0
暂无评分
暂无评论