DE2 练习源码2-2
2016-08-23
1 0 0
4.0 分
其他
如何获取积分?
FPGA DE2开发板 实验2第一部分VHDL硬件语言练习源码
Part II
You are to design a circuit that converts a four-bit binary number V = v3v2v1v0 into its two-digit decimal equivalent
D = d1d0. Table 1 shows the required output values. A partial design of this circuit is given in Figure 1. It
includes a comparator that checks when the value of V is greater than 9, and uses the output of this comparator
in the control of the 7-segment displays. You are to complete the design of this circuit by creating a VHDL entity
which includes the comparator, multiplexers, and circuit A (d
vhdl
相关源码推荐
EE247 Analysis and design of analog-to-digital int
0
0
暂无评分
北邮数电实验停车场
0
0
暂无评分
时钟分频设计
0
0
暂无评分
基于FPGA的FIR滤波器
0
0
暂无评分
Cameralink调制解调源代码
0
0
暂无评分
暂无评论